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It was shown recently Murali et al., Phys. Rev. Lett. 102, 104101 2009 that when one presents
two square waves as input to a two-state system, the response of the system can produce a logical
output NOR/OR with a probability controlled by the interplay between the system noise and the
nonlinearity that characterizes the bistable dynamics. One can switch or “morph” the output into
another logic operation NAND/AND whose probability displays analogous behavior; the
switching is accomplished via a controlled symmetry-breaking dc input. Thus, the interplay of
nonlinearity and noise yields flexible and reliable logic behavior, and the natural outcome is,
effectively, a logic gate. This “logical stochastic resonance” is demonstrated here via a circuit
implementation using a linear resistor, a linear capacitor and four CMOS-transistors with a battery
to produce a cubiclike nonlinearity. This circuit is simple, robust, and capable of operating in very
high frequency regimes; further, its ease of implementation with integrated circuits and
nanoelectronic devices should prove very useful in the context of reliable logic gate implementation
in the presence of circuit noise. © 2009 American Institute of Physics. doi:10.1063/1.3245318
In recent years it has become increasingly evident that
the interplay of noise and nonlinearity in a dynamical system
can produce interesting counterintuitive phenomena. Sto-
chastic resonance SR provides one such example, wherein
noise and nonlinear dynamics cooperate to yield an enhance-
ment of the system response for an optimal value of the noise
intensity.1 Recently, we investigated a variation of the SR
effect in a simple threshold detector subject to the superpo-
sition of two random square waves. We found that, in an
optimal band of noise, the output was a logical combination
of the two input signals, an effect that we have termed logi-
cal SR LSR. Our interest in this problem stems from an
issue that is receiving considerable attention today: as com-
putational devices and platforms continue to shrink in size
and increase in speed we are increasingly encountering fun-
damental noise characteristics that cannot be suppressed or
eliminated.
The most direct way to realization of LSR is via analog
circuits, such as the one described in Ref. 2. However, such
circuits are not useful for applications, due to the complex
construction of every unit, which results in very bulky and
complicated circuits. Hence it is of considerable importance
to look for simpler and, hence, smaller electronic circuit
models; this also has the effect of lowering the circuit noise
floor. Here, we present an electronic circuit with CMOS tran-
sistors for the observation and implementation of LSR.
Logical stochastic resonance: Considers a general non-
linear dynamic system given by x˙=Fx+ I+Dt, where
Fx is a generic nonlinear function obtained as the gradient
of a bistable potential energy function, I is a low amplitude
dc input signal, t is an additive zero-mean Gaussian noise
with unit variance and intensity D; the noise is taken to have
correlation time smaller than any other time scale in the
system, so that it may be represented, theoretically, as delta
correlated.
Usually, a logical input-to-output correspondence is
achieved by encoding N inputs in N square waves. Specifi-
cally, for two logic inputs encoded in the aperiodic pulses
I1,2, we drive the system with the summed low amplitude
signal I. The logic inputs can be either 0 or 1, giving rise to
4 distinct logic input sets I1 , I2 : 0,0 , 0,1 , 1,0 , 1,1.
One readily observes that the four distinct input conditions
for I1 , I2 yield an input signal I that is a three-level aperi-
odic waveform.
The output of the system is determined by its state e.g.,
the output can be considered a logical 1 if it is in one well,
and logical 0 in the other well. Specifically, the output cor-
responding to this two-input set, for a system with potential
wells at x+0 and x−0, is taken to be 1 or 0 when the
system is in the well at x+, and 0 or 1 when the system is in
the other well. Hence, when the system switches wells, the
output is “flipped.” We have, already, demonstrated2 that one
observes, for a given set of inputs I1 , I2, a logical output
aElectronic mail: william.ditto@asu.edu.
FIG. 1. Schematic diagram of left logic cell comprised of a nonlinear
system forced by an input signal I= I1+ I2+ and noise right circuit dia-
gram for LSR system. Here ft= I1+ I2++ noise, NR is the nonlinear ele-
ment, R and C are linear resistor and capacitor, respectively.
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from this nonlinear system, in accordance with the truth
tables3 of the basic logic operations. Most importantly, this
occurs consistently and robustly only in an optimal window
of noise. For very small or very large noise the system does
not yield any consistent logic output, in line with the basic
tenets of SR. But in a reasonably wide band of moderate
noise, the system produces the desired logical outputs con-
sistently.
CMOS based circuit: In this letter, we propose a simple
CMOS based circuit, with few circuit elements, to observe
and exploit LSR shown schematically in Fig. 1. Our circuit
consists of a linear resistor R, linear capacitor C, and a non-
linear constructed to be cubic circuit element Fig. 2a
implemented using CMOS transistors. The circuit can be vi-
sualized as a pair of cross-coupled CMOS inverters
CD4007CN, as shown in Fig. 3. This subcircuit is charac-
terized by low parasitic capacitance and, when used as a
cubic-nonlinear element, the resulting circuit can operate
across a very high frequency range.4 We construct this ele-
ment with a dual complementary pair plus inverter chip4
powered by single 9 V battery. To achieve maximum
speed of operation using this nonlinearity, the parasitic ca-
pacitance across its terminals was used as the circuit element
C=49 pF in the LSR circuit of Fig. 1 right. The govern-
ing circuit equations are
RC
dV
dt
= − V − RgV + ft , 1
where ft=Dt+ I1+ I2+ and gV is the driving-point
characteristic of the nonlinear resistor represented as a
smooth cubic nonlinearity gV=GaV− Ga /Vmax
2 V3, with Ga
being the experimentally measured slope, at the origin,
of the nonlinearity. The change to dimensionless variables
x= V /Vmax ,= t /RC ,a= Ga /G ,G= 1 /R leads to an
equation that is convenient for analysis and numerical simu-
lation:
x˙ = f − x + x3, 2
with the definitions =1+a and f= I1+ I2++Dt. We
note that Eq. 2 is the prototype overdamped system with
dynamics derived from the bistable quartic potential Ux
=−x2 /2+ x4 /4, this system exhibits SR for the appro-
priate choices of system and noise parameters.1 Absent the
forcing function f, the switching between the stable states
x= /2a is noise driven if D0.
Results: We are, now, in position to describe the results
of experiments carried out using the circuit of Fig. 2. With no
loss of generality, consider two randomly switched inputs
I1,2 to take the value 0.2 V when the logic input is 0, and
the value 0.2 V when the input is 1. Then, the input signal
I=+ I1+ I2 is a three-level aperiodic square wave form. We
reiterate that  is the additional constant input bias over a
temporal interval much longer than the noise correlation
time which introduces asymmetry in potential function
Ux. In Fig. 4 we show the response of the system 1 for
=0.2 V and three choices of noise intensity D. We observe
that, under optimal noise, interpreting the capacitor voltage
V0 as logic output 0 and the voltage V0 as logic output
1 yields a clean i.e., stable logical OR whereas interpreting
the capacitor voltage V0 as logic output 0 and V0 as
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FIG. 2. Color online left Simulated
cubiclike driving point characteristic
curve of nonlinear resistor NR right
effective potential well arising in Eq.
2, with additional constant bias a
=0 symmetric well, b =+0.2,
and c =−0.2.
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FIG. 3. a Four transistor cubiclike nonlinear resistor NR b Cross coupled
two inverter implementation of nonlinear resistor NR.
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FIG. 4. Color online Density map of P logic for the left NOR and
right NAND logic operation, as functions of the noise intensity x-axis
and asymmetrizing dc input y-axis obtained from numerical simulations.
Reliable NAND performance accrues for −0.2; for reliable NOR perfor-
mance, +0.2. Optimal performance in both cases is obtained for D val-
ues lying within the optimal window. Note that, for D outside the optimal
window, one can still, for any D, optimize NAND/NOR performance by
adjusting  this amounts to an adjustment of the asymmetry in nonlinearity
for a given system noise floor.
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logic output 1 yields a clean logical NOR. In a completely
analogous way, by setting the asymmetry value =−0.2 V,
we can realize clean AND and NAND gates in almost the
same optimal noise intensity regime as the previous case.
Note that NAND and NOR are fundamental logic gates
which can, in combination, yield all possible logical re-
sponses.
The observations above, can be explained in the standard
framework of SR.1 The different outputs, obtained by driving
the state of the system to one or the other well, are realized
by appropriately manipulating the asymmetry of the wells.
One can, then, readily understand the occurrence of a par-
ticular logic output: when the inputs I1,2 are added, the ef-
fective positions of the potential minima as well as the en-
ergy barrier height separating them change. This asymmetry
causes the state variable to switch to the desired well under
adequate noise. For 0 one obtains the NOR logic opera-
tion, and for 0 one obtains the NAND logic operation.
We can quantify the consistency or reliability of ob-
taining a given logic output by calculating the probability of
obtaining the desired logic output for different input sets to
Eq. 2 through numerical simulation with the rescaled pa-
rameters =−1.75,a=−2.75,=0.2 and logic inputs of
amplitude 0.2. This probability, Plogic, is the ratio of the
number of correct logic outputs to the total number of runs.
Each run samples over the four input sets 0,0, 0.1, 1,0,
and 1,1, in different permutations. If the logic output, as
obtained from −xt, matches the logic output in the truth
table for all four input sets in the run, it is considered a
success. When Plogic is close to 1 the logic operation is
obtained very reliably. It has been observed that the funda-
mental logic operation NAND and, analogously, NOR is
realized, consistently, in an optimal band of moderate noise.
The remarkable thing here, then, is that these stable logic
operations are only realized for subthreshold input signals
in the presence of noise. More specifically, in relatively wide
windows of moderate noise, the system yields logic opera-
tions with near certain probability i.e., Plogic1; in this
sense, the gate is quite robust to background fluctuations.
It is clear that perhaps, somewhat counter intuitively
noise plays a constructive role in obtaining a large, robust,
asymmetric response to input signals, i.e., different and dis-
tinct levels of input pulses yield 0/1 outputs, determined by
the system being in either one of the two widely separated
wells. This kind of response is necessary for logic opera-
tions, as it allows one to consistently map different distinct
inputs to a binary output. Such mappings can be obtained, in
principle, for any multiple-input logic operation through an
appropriate choice of parameters.
As the value of the bias  changes keeping the nonlin-
earity and noise level fixed, it is observed that the response
of the system switches from NOR to NAND logic, or vice
versa. The important point is that changing  changes the
symmetry of the potential wells, and leads to different logical
responses. It should be underscored that while the logic re-
sponses are switched by changing the nonlinearity or the
bias, the desired output is obtained only for optimal noise
intensities Fig. 5, without which one would not be able to
extract any significant consistent logic response. Signifi-
cantly, one can morph between logic responses NOR/OR to
NAND/AND by simply adjusting the dc input signal .
Note that the effect of parametric perturbations usually
manifested as multiplicative or state-dependent noise can be
easily studied with this setup.
In summary, we are able to obtain the most basic ingre-
dients of general purpose hardware that has the potential for
reconfigurability. Another advantage of the present circuit is
that it can be realized with a set of single-electron-transistor
based inverters5 so that one can further test the LSR para-
digm in nanoelectronic devices.
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FIG. 5. Color online Experimental circuit results. From top to bottom: panels 1 and 2 show streams of inputs I1 and I2, which take value 0.2 V when logic
input is 0 and value 0.2 V when logic input is 1. Panel 3 shows the constant bias signal varying from 0.2 V 0–5 ms to 0.2 V 5–10 ms. Panels 4, 5, and
6 show the waveforms of V0=−Vct obtained from the circuit of Fig. 2 under noise levels D: i 0.4 V, ii 1 V, and iii 2 V. When the noise levels is in an
optimal band, D=1 V, the desired NOR logic output when =0.2 V or NAND logic output when =0.2 V, while for small or larger noise, one does not
obtain the necessary response.
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